19-1541: Rev 2: 8/05 EVALUATION KIT **AVAILABLE**

Ultra-High Efficiency, Dual Step-Down **Controller for Notebook Computers**

General Description

The MAX1715 PWM controller provides the high efficiency, excellent transient response, and high DC output accuracy needed for stepping down high-voltage batteries to generate low-voltage CPU core, I/O, and chipset RAM supplies in notebook computers.

Maxim's proprietary Quick-PWM™ quick-response, constant-on-time PWM control scheme handles wide input/output voltage ratios with ease and provides 100ns "instant-on" response to load transients while maintaining a relatively constant switching frequency.

The MAX1715 achieves high efficiency at a reduced cost by eliminating the current-sense resistor found in traditional current-mode PWMs. Efficiency is further enhanced by its ability to drive very large synchronousrectifier MOSFETs.

Single-stage buck conversion allows this device to directly step down high-voltage batteries for the highest possible efficiency. Alternatively, two-stage conversion (stepping down the +5V system supply instead of the battery) at a higher switching frequency allows the minimum possible physical size.

The MAX1715 is intended for CPU core, chipset, DRAM, or other low-voltage supplies as low as 1V. The MAX1715 is available in a 28-pin QSOP package. For applications requiring VID compliance or DAC control of output voltage, refer to the MAX1710/MAX1711 data sheet. For a single-output version, refer to the MAX1714 data sheet.

Applications

Notebook Computers **CPU Core Supply** Chipset/RAM Supply as Low as 1V 1.8V and 2.5V I/O Supply

Pin Configuration appears at end of data sheet.

Features


- ♦ Ultra-High Efficiency
- ♦ No Current-Sense Resistor (lossless ILIMIT)
- ♦ Quick-PWM with 100ns Load-Step Response
- ♦ 1% Vout Accuracy over Line and Load
- ♦ Dual-Mode Fixed 1.8V/3.3V/Adj or 2.5V/Adj Outputs
- ♦ Adjustable 1V to 5.5V Output Range
- ♦ 2V to 28V Battery Input Range
- ♦ 200/300/420/540kHz Nominal Switching Frequency
- ♦ Over/Undervoltage Protection
- ♦ 1.7ms Digital Soft-Start
- **♦ Drives Large Synchronous-Rectifier FETs**
- **♦ Power-Good Indicator**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX1715EEI	-40°C to +85°C	28 QSOP
MAX1715EEI+	-40°C to +85°C	28 QSOP

+ Denotes lead-free package.

Minimal Operating Circuit



Quick-PWM is a trademark of Maxim Integrated Products.

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V+ to AGND VDD, VCC to AGND PGND to AGND or VCC to VDD	0.3V to +6V
PGOOD, OUT_ to AGND	
ILIM_, FB_, REF, SKIP, TON, ON_ to AGND	-0.3V to (Vpp + 0.3V)
DL_ to PGND	0.3V to (V _{DD} + 0.3V)
BST_ to AGND	
DH1 to LX1 DH2 to LX2	

LX1 to BST1	6V to +0.3V
LX2 to BST2	6V to +0.3V
REF Short Circuit to AGND	Continuous
Continuous Power Dissipation (TA = +70°	C)
28-Pin QSOP (derate 8.0mW/°C above	e +70°C)640mW/°C
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, 4A components from Table 1, $V_{CC} = V_{DD} = +5V$, $\overline{SKIP} = AGND$, $V_{+} = 15V$, $T_{A} = 0^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.) (Note 1)

Threshold (DC Output Voltage Accuracy) (Note 2) SKIP = V _{CC} , T _A = +25°C I _{LOAD} = 0 to 4A FB1 = V _{CC} 3.267 3.3 3.333 SEID = V _{CC} 3.267 3.3 3.350 SEID = V _{CC} 3.250	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS	
VpD, Vcc 4.5 5.5 Output 1 Error Comparator Threshold (DC Output Voltage Accuracy) (Note 2) V+ = 2V to 28V, SKIP = Vcc, TA = +25°C ILOAD = 0 to 4A FB1 = AGND 1.782 1.8 1.818 V Output 1 Error Comparator Threshold (DC Output Voltage Accuracy) (Note 2) V+ = 2V to 28V, SKIP = Vcc, TA = 0°C to +85°C ILOAD = 0 to 4A FB1 = Vcc 3.267 3.3 3.333 3.333 V Output 2 Error Comparator Threshold (DC Output Voltage Accuracy) (Note 2) V+ = 2V to 28V, SKIP = Vcc, TA = +25°C ILOAD = 0 to 4A FB2 = OUT2 0.99 1.00 1.01 V V+ = 2V to 28V, SKIP = Vcc, TA = +25°C ILOAD = 0 to 4A FB2 = GND 2.475 2.5 2.525 V Output 2 Error Comparator Threshold (DC Output Voltage Accuracy) (Note 2) V+ = 2V to 28V, SKIP = Vcc, TA = +25°C ILOAD = 0 to 4A FB2 = GND 2.475 2.5 2.525 V Threshold (DC Output Voltage Accuracy) (Note 2) ILOAD = 0 to 4A FB2 = GND 2.463 2.5 2.538 V Load Regulation Error ILOAD = 0 to 4A, each output 0.4 % % W % Unt_ Input Resistance FB_ = AGND 75k	Input Voltage Dange	Battery voltage, V+			2		28	\/	
V	iriput voitage nange	V _{DD} , V _{CC}			4.5		5.5	V	
Accuracy (Note 2) ILOAD = 0 to 4A FB1 = VCC 3.267 3.3 3.333 3.333	Output 1 Error Comparator	V+ = 2V to 28V,		FB1 = OUT1	0.99	1.00	1.01		
Output 1 Error Comparator V+ = 2V to 28V, SKIP = V _{CC} , T _A = 0°C to +85°C FB1 = OUT1 0.985 1.00 1.105 V Threshold (DC Output Voltage Accuracy) (Note 2) V+ = 2V to 28V, SKIP = V _{CC} , T _A = 0°C to +85°C I _{LOAD} = 0 to 4A FB1 = OUT1 0.985 1.00 1.105 V Output 2 Error Comparator Threshold (DC Output Voltage Accuracy) (Note 2) V+ = 2V to 28V, SKIP = V _{CC} , T _A = +25°C I _{LOAD} = 0 to 4A FB2 = OUT2 0.99 1.00 1.01 V Output 2 Error Comparator Threshold (DC Output Voltage Accuracy) (Note 2) V+ = 2V to 28V, SKIP = V _{CC} , T _A = 0°C to +85°C I _{LOAD} = 0 to 4A FB2 = OUT2 0.985 1.00 1.105 V Accuracy) (Note 2) V+ = 2V to 28V, SKIP = V _{CC} , T _A = 0°C to +85°C I _{LOAD} = 0 to 4A FB2 = OUT2 0.985 1.00 1.105 V FB2 = GND 2.463 2.5 2.538 V Load Regulation Error I _{LOAD} = 0 to 4A, each output 0.4 % % 0.2 % Output Voltage Range Adjustable mode, each output 1 5.5 V OUT_ Input Resistance FB_ = AGND 75k Ω Ω Ω Ω </td <td>Threshold (DC Output Voltage</td> <td></td> <td></td> <td>FB1 = AGND</td> <td>1.782</td> <td>1.8</td> <td>1.818</td> <td>V</td>	Threshold (DC Output Voltage			FB1 = AGND	1.782	1.8	1.818	V	
Threshold (DC Output Voltage Accuracy) (Note 2) V+ = 2V to 28V, FB2 = OUT2 0.99 1.00 1.01 V FB2 = GND 2.475 2.5 2.525 V CACURACY) (Note 2) V+ = 2V to 28V, FB2 = OUT2 0.99 1.00 1.01 V FB2 = GND 2.475 2.5 2.525 V CACURACY) (Note 2) V+ = 2V to 28V, FB2 = GND 2.475 2.5 2.525 V CACURACY) (Note 2) V+ = 2V to 28V, FB2 = GND 2.475 2.5 2.525 V CACURACY) (Note 2) V FB2 = GND 2.475 2.5 2.525 V CACURACY) (Note 2) CACURACY) (Note 2) V FB2 = GND 2.463 2.5 2.538 V CACURACY) (Note 2) CACURACY (Note 2) CACURACY) (Note 2) CACURACY (Note 2) CA	Accuracy) (Note 2)	$I_{LOAD} = 0 \text{ to } 4A$		FB1 = V _{CC}	3.267	3.3	3.333		
Threshold (DC Output Voltage Accuracy) (Note 2) SKIP = V _{CC} , T _A = 0°C to +85°C I _{LOAD} = 0 to 4A FB1 = V _{CC} 3.250 3.3 3.350 V	Output 1 Error Comparator	V+ = 2V to 28V		FB1 = OUT1	0.985	1.00	1.105		
Output 2 Error Comparator Threshold (DC Output Voltage Accuracy) (Note 2) V+ = 2V to 28V, ILOAD = 0 to 4A FB2 = OUT2 0.99 1.00 1.01 V FB2 = GND 2.475 2.5 2.525 V Output 2 Error Comparator Threshold (DC Output Voltage Accuracy) (Note 2) V+ = 2V to 28V, SKIP = Vcc, TA = 0°C to +85°C ILOAD = 0 to 4A, each output FB2 = OUT2 0.985 1.00 1.105 V FB2 = GND 2.463 2.5 2.538	Threshold (DC Output Voltage	$\overline{SKIP} = V_{CC}$, $T_A = 0^{\circ}C$ to +	-85°C	FB1 = AGND	1.773	1.8	1.827	V	
Threshold (DC Output Voltage Accuracy) (Note 2) SKIP = VCC, TA = +25°C ILOAD = 0 to 4A FB2 = GND 2.475 2.5 2.525 V	Accuracy) (Note 2)	$I_{LOAD} = 0$ to 4A		FB1 = V _{CC}	3.250	3.3	3.350		
Accuracy) (Note 2) $I_{LOAD} = 0$ to 4A FB2 = GND 2.475 2.5 2.525 Output 2 Error Comparator Threshold (DC Output Voltage Accuracy) (Note 2) V+ = 2V to 28V, $\overline{SKIP} = V_{CC}$, $T_A = 0^{\circ}C$ to +85°C $I_{LOAD} = 0$ to 4A FB2 = GND 0.985 1.00 1.105 V FB2 = GND 2.463 2.5 2.538 V Load Regulation Error $I_{LOAD} = 0$ to 4A, each output 0.4 % Line Regulation Error VCC = 4.5V to 5.5V, V+ = 4.5V to 28V 0.2 % Output Voltage Range Adjustable mode, each output 1 5.5 V OUT_ Input Resistance FB_ = AGND 75k Ω FB_ Input Bias Current VOUT_ = AGND -0.1 0.1 μA Soft-Start Ramp Time Rising edge of ON_ to full current limit 1.7 ms On-Time (PWM1) V+ = 24V, OUT1 = 2V TON = GND 112 136 160 TON = REF 142 173 205 70 70 90 90 300 353 407 TON = GND 154 182 </td <td>Output 2 Error Comparator Threshold (DC Output Voltage</td> <td>*</td> <td></td> <td>FB2 = OUT2</td> <td>0.99</td> <td>1.00</td> <td>1.01</td> <td>V</td>	Output 2 Error Comparator Threshold (DC Output Voltage	*		FB2 = OUT2	0.99	1.00	1.01	V	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Accuracy) (Note 2)			FB2 = GND	2.475	2.5	2.525		
Accuracy) (Note 2) $I_{LOAD} = 0$ to 4A $FB2 = GND$ 2.463 2.5 2.538 Load Regulation Error $I_{LOAD} = 0$ to 4A, each output 0.4 % Line Regulation Error $V_{CC} = 4.5V$ to 5.5V, $V_{T} = 4.5V$ to 28V 0.2 % Output Voltage Range Adjustable mode, each output 1 5.5 V OUT_ Input Resistance $FB_{-} = AGND$ 75k Ω FB_ Input Bias Current $V_{OUT_{-}} = AGND$ 75k Ω FB_ Input Bias Current $V_{OUT_{-}} = AGND$ 75k Ω Rising edge of ON_ to full current limit 1.7 ms $T_{ON} = GND$ 112 136 160 $T_{ON} = GND$ 100 0.1 $T_{$	Output 2 Error Comparator Threshold (DC Output Voltage	,		FB2 = OUT2	0.985	1.00	1.105	V	
Line Regulation Error $V_{CC} = 4.5V$ to $5.5V$, $V_{+} = 4.5V$ to $28V$ 0.2 % Output Voltage Range Adjustable mode, each output 1 5.5 V OUT_ Input Resistance FB_ = AGND 75k Ω FB_ Input Bias Current Vout_ = AGND -0.1 0.1 μA Soft-Start Ramp Time Rising edge of ON_ to full current limit 1.7 ms On-Time (PWM1) V+ = 24V, OUT1 = 2V TON = GND 112 136 160 TON = REF 142 173 205 ns TON = Open 210 247 280 ns TON = GND 154 182 215 TON = REF 198 234 270 TON = Open 292 336 380	Accuracy) (Note 2)			FB2 = GND	2.463	2.5	2.538		
Output Voltage Range Adjustable mode, each output 1 5.5 V OUT_ Input Resistance FB_ = AGND 75k Ω FB_ Input Bias Current VOUT_ = AGND -0.1 0.1 μA Soft-Start Ramp Time Rising edge of ON_ to full current limit 1.7 ms TON = GND 112 136 160 TON = REF 142 173 205 TON = open 210 247 280 TON = VDD 300 353 407 TON = GND 154 182 215 TON = REF 198 234 270 TON = Open 292 336 380	Load Regulation Error	I _{LOAD} = 0 to 4A, each out	out			0.4		%	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Line Regulation Error	$V_{CC} = 4.5V \text{ to } 5.5V, V_{+} = 4.5V \text{ to } 5.5V$	4.5V to 28\	V		0.2		%	
FB_ Input Bias Current	Output Voltage Range	Adjustable mode, each out	tput		1		5.5	V	
Soft-Start Ramp Time Rising edge of ON_ to full current limit 1.7 ms $V+ = 24V, \text{OUT1} = 2V $	OUT_ Input Resistance	FB_ = AGND			75k			Ω	
On-Time (PWM1) $V + = 24V, \text{OUT1} = 2V $	FB_ Input Bias Current	V _{OUT} _ = AGND			-0.1		0.1	μA	
On-Time (PWM1) $V+ = 24V, \text{OUT1} = 2V \\ \hline TON = \text{REF} \\ \hline TON = \text{open} \\ \hline TON = \text{open} \\ \hline TON = V_{DD} \\ \hline TON = GND \\ \hline TON = REF \\ \hline TON = Open \\ \hline TON $	Soft-Start Ramp Time	Rising edge of ON_ to full of	current limi	t		1.7		ms	
On-Time (PWM1) $ V + = 24V, \text{OUT1} = 2V $ $ \hline $			TON =	= GND	112	136	160		
	On Time (DW/M1)	V 24V OLIT1 - 2V	TON =	= REF	142	173	205		
On-Time (PWM2) V+ = 24V, OUT2 = 2V TON = GND 154 182 215 TON = REF 198 234 270 TON = open 292 336 380	On-Time (LAMMI)	VT - 24V, OOTT - 2V	TON =	= open	210	247	280	ns	
On-Time (PWM2) $V+ = 24V, \text{OUT2} = 2V \\ \hline \hline 198 & 234 & 270 \\ \hline 10N = \text{open} \\ \hline 292 & 336 & 380 \\ \hline \end{array} \text{ns}$		TO		= V _{DD}	300	353	407	<u> </u>	
On-Time (PWM2) $V_{+} = 24V$, $OUT2 = 2V$ $TON = open$ 292 336 380			TON =	= GND	154	182	215		
TON = open 292 336 380	On-Time (PWM2)	\/_ = 24\/_OLIT2 = 2\/	TON =	= REF	198	234	270		
TON = V _{DD} 420 484 550	OIT TILLIO (I VVIVIZ)	V+ = 24V, OU12 = 2V		= open	292	336	380	- ns	
			TON =	= V _{DD}	420	484	550		

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, 4A components from Table 1, $V_{CC} = V_{DD} = +5V$, $\overline{SKIP} = AGND$, $V_{+} = 15V$, $T_{A} = 0^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS		TYP	MAX	UNITS	
Minimum Off-Time	(Note 3)		400	500	ns	
Quiescent Battery Current (V+)			25	70	μΑ	
Quiescent Supply Current (VCC + VDD)	FB1 and FB2 forced above the regulation point		1100	1600	μА	
Shutdown Supply Current (VCC + VDD)	ON1 = ON2 = 0		<1	5	μΑ	
Shutdown Supply Current (V+)	ON1 = ON2 = 0		<1	5	μΑ	
Reference Voltage	No external REF load	1.98	2	2.02	V	
Reference Load Regulation	I _{REF} = 0 to 50μA		2	0.01	V	
REF Sink Current	REF in regulation	10			μΑ	
REF Fault Lockout Voltage	Falling edge, hysteresis = 40mV		1.6		V	
Overvoltage Trip Threshold	With respect to error comparator threshold	8.5	10.5	13	%	
Overvoltage Fault Propagation Delay	FB_ forced 2% above trip threshold		1.5		μs	
Output Undervoltage Threshold	With respect to error comparator threshold	60	70	80	%	
Output Undervoltage Lockout Time	From ON_ signal going high	10	20	30	ms	
Current-Limit Threshold (Positive Direction, Fixed)	PGND - LX_, ILIM = VCC	75	100	125	mV	
Current-Limit Threshold	PGND - LX_, I _{LIM} resistor = 100kΩ	40	50	60	m\/	
(Positive Direction, Adjusted)	PGND - LX_, I_{LIM} resistor = 400 k Ω	160	200	240	mV	
Current-Limit Threshold (Negative Direction)	PGND - LX_, T _A = +25°C, I _{LIM} = V _{CC}	-145	-120	-95	mV	
Current-Limit Threshold, Zero Crossing	PGND - LX_, SKIP = AGND	-5	3	10	mV	
Thermal Shutdown Threshold	Hysteresis = 10°C		150		°C	
V _{CC} Undervoltage Lockout Threshold	Rising edge, hysteresis = 20mV, PWM disabled below this level	4.1		4.4	V	
DH Gate Driver On-Resistance	BST - LX forced to 5V		1.5	5	Ω	
DL Gate Driver On-Resistance (pull-up)	DL, high state		1.5	5	Ω	
DL Gate Driver On-Resistance (pull-down)	DL, low state		0.6	2.5	Ω	
DH Gate Driver Source/Sink Current	DH forced to 2.5V, BST LX_ forced to 5V		1		А	
DL Gate Driver Source Current	DL forced to 2.5V	1	1		А	
DL Gate Driver Sink Current	DL forced to 2.5V		3		А	
Dood Time	DL rising	1	35			
Dead Time	DH rising		26	26 ns		
Logic Input High Voltage	ON_, SKIP	2.4			V	
Logic Input Low Voltage	ON_, SKIP			0.8	V	



ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, 4A components from Table 1, $V_{CC} = V_{DD} = +5V$, $\overline{SKIP} = AGND$, $V_{+} = 15V$, $T_{A} = 0^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logic Input Current	SKIP, to deactivate OVP circuitry	-5		-1	mA
	V _{CC} level	V _C C - 0.4			
TON Threshold	Float level	3.15		3.85	V
TON Threshold	REF level	1.65		2.35] V
	AGND level			0.5	
Logic Input Current	TON (0 or V _{CC})	-3		3	μΑ
Logic Input Current	ON_, SKIP (0 or V _{CC})	-1		1	μΑ
PGOOD Trip Threshold	Measured at FB_, with respect to error comparator threshold, no load	-8	-5.5	-4	%
PGOOD Propagation Delay	Falling edge, FB_ forced 2% below PGOOD trip threshold		1.5		μs
PGOOD Output Low Voltage	I _{SINK} = 1mA		0.1	0.4	V
PGOOD Leakage Current	High state, forced to 5.5V			1	μΑ

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, 4A components from Table 1, $V_{CC} = V_{DD} = +5V$, $\overline{SKIP} = AGND$, $V_{+} = 15V$, $T_{A} = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS			TYP	MAX	UNITS
Input Voltage Range	Battery voltage, V+		2		28	V
input voltage hange	V _{DD} , V _{CC}		4.5		5.5	ľ
Output 1 Error Comparator	\/. 0\/+c 00\/	FB1 = OUT1	0.98	1.00	1.02	
Threshold (DC Output Voltage	V+ = 2V to 28V, $\overline{SKIP} = V_{CC}$	FB1 = AGND	1.764	1.8	1.836	V
Accuracy) (Note 2)	01411 = 1000	FB1 = V _{CC}	3.234	3.3	3.372	
Output 2 Error Comparator Threshold (DC Output Voltage	V+ = 4.5V to 28V,	FB2 = OUT2	0.98	1.00	1.02	V
Accuracy) (Note 2)	SKIP = V _{CC}	FB2 = GND	2.45	2.5	2.55	V
	V+ = 24V, OUT1 = 2V	TON = GND	112	136	160	- ns
On-Time (PWM1)		TON = REF	142	173	205	
On-Time (F WWF)		TON = open	210	247	280	
		$TON = V_{DD}$	300	353	407	
		TON = GND	154	182	215	
On-Time (PWM2)	V+ = 24V, OUT2 = 2V	TON = REF	198	234	270	- ns
OTI-THITIE (F VVIVIZ)		TON = open	292	336	380	
		$TON = V_{DD}$	420	484	550	
Minimum Off-Time	(Note 3)			400	500	ns

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, 4A components from Table 1, $V_{CC} = V_{DD} = +5V$, $\overline{SKIP} = AGND$, $V_{+} = 15V$, $T_{A} = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Quiescent Battery Current (V+)			25	70	μΑ
Quiescent Supply Current (VCC + VDD)	FB1 and FB2 forced above the regulation point		1100	1600	μΑ
Reference Voltage	No external REF load	1.97	2	2.03	V
Reference Load Regulation	$I_{REF} = 0$ to $50\mu A$			0.01	V
Overvoltage Trip Threshold	With respect to error comparator threshold	10	12.5	15	%
Output Undervoltage Threshold	With respect to error comparator threshold	60	70	80	%
Current-Limit Threshold (positive direction, fixed)	PGND - LX_, I _{LIM} = V _{CC}	75	100	125	mV
Current-Limit Threshold (positive	PGND - LX_, I _{LIM} resistor = 100kΩ	32	50	62	mV
direction, adjusted)	PGND - LX_, I _{LIM} resistor = 400kΩ	160	200	240	IIIV
Thermal Shutdown Threshold	Hysteresis = 10°C		150		°C
V _{CC} Undervoltage Lockout Threshold	Rising edge, hysteresis = 20mV, PWM disabled below this level	4.1		4.4	V
Logic Input High Voltage	ON_, SKIP	2.4			V
Logic Input Low Voltage	ON_, SKIP			0.8	V
Logic Input Current	SKIP, to deactivate OVP circuitry	-5		-1	mA


Note 1: Specifications to -40°C are guaranteed by design, and not production tested.


Note 2: When the inductor is in continuous conduction, the output voltage will have a DC regulation higher than the trip level by 50% of the ripple. In discontinuous conduction (SKIP = AGND, light load) the output voltage will have DC regulation higher than the trip level by approximately 1.5% due to slope compensation.


Note 3: On-time and off-time specifications are measured from the 50% point at the DH pin with LX = PGND, V_{BST} = 5V. Actual in-circuit times may differ due to MOSFET switching speeds.

Typical Operating Characteristics

(Circuit of Figure 1, components from Table 1, $V_{IN} = +15V$, $\overline{SKIP} = AGND$, TON = unconnected, $T_A = +25^{\circ}C$, unless otherwise noted.)









Typical Operating Characteristics (continued)


(Circuit of Figure 1, components from Table 1, V_{IN} = +15V, SKIP = AGND, TON = unconnected, T_A = +25°C, unless otherwise noted.)





Typical Operating Characteristics (continued)


(Circuit of Figure 1, components from Table 1, $V_{IN} = +15V$, $\overline{SKIP} = AGND$, TON = unconnected, $T_A = +25^{\circ}C$, unless otherwise noted.)













START-UP WAVEFORM

(2.5V. 4A COMPONENTS, ACTIVE LOAD)




OUTPUT OVERLOAD WAVEFORM $(2.5V, 4A COMPONENTS, \overline{SKIP} = GND)$



C = DL, 10V/div

SHUTDOWN WAVEFORM $(2.5V, 4A COMPONENTS, \overline{SKIP} = GND)$



B = INDUCTOR CURRENT, 5A/div C = DL, 10V/div

Pin Description

PIN	NAME	FU	NCTION		
1	OUT1	Output Voltage Connection for the OUT1 PWM. Connect directly to the junction of the external inductor and output filter capacitors. OUT1 senses the output voltage to determine the on-time and also serves as the feedback input in fixed-output modes.			
2	FB1	Feedback Input for OUT1. Connect to AGND for 1.8 to a resistor-divider from OUT1 for an adjustable out	8V fixed output or to V_{CC} for 3.3V fixed output, or connect atput.		
3	ILIM1	ILIM1 is connected to V _{CC} . Or, connect an external i	X1-PGND current-limit threshold defaults to +100mV if resistor to AGND to adjust the limit. A precision 5 μ A pull-up o 200mV. The voltage on the pin is 10 times the current-urrent-limit threshold (100k Ω to 400k Ω).		
4	V+	Battery Voltage Sense Connection. Connect to the shot timing.	input power source. V+ is used only to set the PWM one-		
5	TON	below is for $V_{IN} = 24V$, $V_{OUT1} = 1.8V$, $V_{OUT2} = 2.5V$ TON Frequency (OUT1) (kHz	z) Frequency (OUT2) (kHz)		
		AGND 620 REF 485	460 355		
		Open 345	255		
		V _{CC} 235	170		
6	SKIP	Pulse-Skipping Control Input. Connect to V_{CC} for lopulse-skipping operation.	ow-noise forced-PWM mode. Connect to AGND to enable		
7	PGOOD	Power-Good Open-Drain Output. PGOOD is low what regulation point (typ).	nen either FB_ input is more than 5.5% below the normal		
8	AGND	Analog Ground			
9	REF	+2.0V Reference Voltage Connection. Bypass to Alexternal loads.	GND with 0.22μF (min) capacitor. Can supply 50μA for		
10	ON1	OUT1 ON/OFF Control Input. Drive to AGND to turn	OUT1 off. Drive to VCC to turn OUT1 on.		
11	ON2	OUT2 ON/OFF Control Input. Drive to AGND to turn	OUT2 off. Drive to VCC to turn OUT2 on.		
12	ILIM2	Current-Limit Threshold Adjustment for OUT2. The LX2-PGND current-limit threshold defaults to +100mV if ILIM2 is connected to VCc. Or, connect an external resistor to AGND to adjust the limit. A precision 5 μ A pull-up current through Rext sets the threshold from 50mV to 200mV. The voltage on the pin is 10 times the current-limit voltage. Choose Rext equal to 2 μ C per mV of current-limit threshold (100 μ C to 400 μ C).			
13	FB2	Feedback Input for OUT2. Connect to AGND for 2.5V fixed output, or connect to a resistor-divider from OUT2 for an adjustable output.			
14	OUT2	Output Voltage Connection for the OUT2 PWM. Connect directly to the junction of the external inductor and output filter capacitors. OUT2 senses the output voltage to determine the on-time and also serves as the feedback input in fixed-output mode.			
15, 23, 28	N.C.	No Connection. These pins are not connected to ar plane to enhance thermal conductivity.	ny internal circuitry. Connect the N.C. pins to the ground		

Pin Description (continued)

PIN	NAME	FUNCTION
16	External Inductor Connection for OUT2. Connect to the switched side of the inductor. LX2 serves as the lower supply voltage rail for the DH2 high-side gate driver and is the positive input to the OUT2 current comparator.	
17	DH2	High-Side Gate Driver Output for OUT2. Swings from LX2 to BST2.
18	BST2	Boost Flying Capacitor Connection for OUT2. Connect to an external capacitor and diode according to the Standard Application Circuit (Figure 1). See MOSFET Gate Drivers (DH_, DL_) section.
19	DL2	Low-Side Gate-Driver Output for OUT2. DL2 swings from PGND to VDD.
20	Supply Input for the DL Gate Drivers. Connect to the system supply voltage, +4.5V to +5.5V. Bypass PGND with a minimum 4.7μF ceramic capacitor.	
21	V _{CC} Analog-Supply Input. Connect to the system supply voltage, +4.5V to +5.5V, with a 20Ω series resisto Bypass to AGND with a 1μF ceramic capacitor.	
22	PGND	Power Ground. Connect directly to the low-side MOSFETs' sources. Serves as the negative input of the current-sense amplifiers.
24	DL1	Low-Side Gate Driver Output for OUT1. DL1 swings PGND to VDD.
25	BST1	Boost Flying Capacitor Connection for OUT1. Connect to an external capacitor and diode according to the Standard Application Circuit (Figure 1). See MOSFET Gate Drivers (DH_, DL_) section.
26	DH1	High-Side Gate Driver Output for OUT1. Swings from LX1 to BST1.
27	LX1	External Inductor Connection for OUT1. Connect to the switched side of the inductor. LX1 serves as the lower supply voltage rail for the DH1 high-side gate driver.

Standard Application Circuit

The standard application circuit (Figure 1) generates two low-voltage rails for general-purpose use in note-book computers (I/O supply, fixed CPU core supply, DRAM supply). This DC-DC converter steps down a battery or AC adapter voltage to voltages from 1.0V to 5.5V with high efficiency and accuracy.

See Table 1 for a list of components for common applications. Table 2 lists component manufacturers.

Detailed Description

The MAX1715 buck controller is designed for low-voltage power supplies for notebook computers. Maxim's proprietary Quick-PWM pulse-width modulator in the MAX1715 (Figure 2) is specifically designed for handling fast load steps while maintaining a relatively constant operating frequency and inductor operating point

over a wide range of input voltages. The Quick-PWM architecture circumvents the poor load-transient timing problems of fixed-frequency current-mode PWMs while also avoiding the problems caused by widely varying switching frequencies in conventional constant-on-time and constant-off-time PWM schemes.

+5V Bias Supply (VCC and VDD)

The MAX1715 requires an external +5V bias supply in addition to the battery. Typically, this +5V bias supply is the notebook's 95% efficient +5V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the +5V linear regulator that would otherwise be needed to supply the PWM circuit and gate drivers. If stand-alone capability is needed, the +5V supply can be generated with an external linear regulator such as the MAX1615.




Figure 1. Standard Application Circuit

Table 1. Component Selection for Standard Applications

COMPONENT	2.5V at 4A	1.8V at 4A	5V at 3A	1.3V at 8A	3.3V at 1.5A
Input Range	7V to 20V	7V to 20V	7V to 20V	7V to 20V	4.75V to 5.5V
Frequency	255kHz	345kHz	255kHz	255kHz	600kHz
Q1 High-Side MOSFET	Fairchild Semiconductor 1/2 FDS6982A	Fairchild Semiconductor 1/2 FDS6982A	Fairchild Semiconductor 1/2 FDS6990A	International Rectifier IRF7811	International Rectifier 1/2 IRF7301
Q2 Low-Side MOSFET	Fairchild Fairchild Fairchild Fairchild Fairchild Fairchild Semiconductor Semiconductor 1/2 FDS6982A 1/2 FDS6990A FDS6670A		Semiconductor	International Rectifier 1/2 IRF7301	
D2 Rectifier	Nihon EP10QY03 Nihon EP10QY03 Nihon EP10QY03 Motorola MBRS340T3			_	
L1 Inductor	4.4µH Sumida CDRH125	3.1µH Sumida CDRH125	6.8µH Coiltronics UP2B	1.5µH Sumida CEP125-1R5MC	3.3µH TOKO D73LC
C1 Input Capacitor	Capacitor 10μF, 25V 10μF, 25V 10μF, 25V Taiyo Yuden Taiyo Yuden Taiyo Yuden TMK432BJ106KM TMK432BJ106KM TMK432BJ106KM		Taiyo Yuden	(2) 10µF, 25V Taiyo Yuden TMK432BJ106KM	100µF, 10V Sanyo POSCAP 10TPA100M
C2 Output Capacitor	470μF, 4V Sanyo POSCAP 4TPB470M	ирг, 4v Sanyo 470рг, 4v Sanyo треу/337моовр т510х/77108мо		(2) 470µF, 6V Kemet T510X477108M0 06AS	100µF, 10V Sanyo POSCAP 10TPA100M

Table 2. Component Suppliers

USA PHONE	FACTORY FAX [Country Code]
803-946-0690	[1] 803-626-3123
516-435-1110	[1] 516-435-1824
847-639-6400	[1] 847-639-1469
561-241-7876	[1] 561-241-9339
408-822-2181	[1] 408-721-1635
310-322-3331	[1] 310-322-3332
408-986-0424	[1] 408-986-1442
714-969-2491	[1] 714-960-6492
602-303-5454	[1] 602-994-6430
814-237-1431 800-831-9172	[1] 814-238-0490
805-867-2555*	[81] 3-3494-7414
619-661-6835	[81] 7-2070-1174
408-988-8000 800-554-5565	[1] 408-970-3950
603-224-1961	[1] 603-224-1430
847-956-0666	[81] 3-3607-5144
408-573-4150	[1] 408-573-4159
847-390-4461	[1] 847-390-4405
800-PIK-TOKO	[1] 708-699-1194
	803-946-0690 516-435-1110 847-639-6400 561-241-7876 408-822-2181 310-322-3331 408-986-0424 714-969-2491 602-303-5454 814-237-1431 800-831-9172 805-867-2555* 619-661-6835 408-988-8000 800-554-5565 603-224-1961 847-956-0666 408-573-4150 847-390-4461

^{*}Distributor

The power input and +5V bias inputs can be connected together if the input source is a fixed +4.5V to +5.5V supply. If the +5V bias supply is powered up prior to the battery supply, the enable signal (ON1, ON2) must be delayed until the battery voltage is present to ensure start-up. The +5V bias supply must provide V_{CC} and gate-drive power, so the maximum current drawn is:

IBIAS = ICC + f(QG1 + QG2) = 5mA to 30mA (typ)

where ICC is 1mA typical, f is the switching frequency, and QG1 and QG2 are the MOSFET data sheet total gate-charge specification limits at V_{GS} = 5V.

Free-Running, Constant-On-Time PWM Controller with Input Feed-Forward

The Quick-PWM control architecture is a pseudo-fixed-frequency, constant-on-time current-mode type with voltage feed-forward (Figure 3). This architecture relies on the output filter capacitor's ESR to act as the current-sense resistor, so the output ripple voltage provides the PWM ramp signal. The control algorithm is simple: the high-side switch on-time is determined solely by a one-shot whose period is inversely proportional to input voltage and directly proportional to output voltage. Another one-shot sets a minimum off-time (400ns typ). The on-time one-shot is triggered if the error comparator is low, the low-side switch current is below the




Figure 2. Functional Diagram

current-limit threshold, and the minimum off-time one-shot has timed out.

On-Time One-Shot (TON)

The heart of the PWM core is the one-shot that sets the high-side switch on-time for both controllers. This fast, low-jitter, adjustable one-shot includes circuitry that varies the on-time in response to battery and output voltage. The high-side switch on-time is inversely proportional to the battery voltage as measured by the V+

input, and proportional to the output voltage. This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator. The benefits of a constant switching frequency are twofold: first, the frequency can be selected to avoid noise-sensitive regions such as the 455kHz IF band; second, the inductor ripple-current operating point remains relatively constant, resulting in easy design methodology and predictable output voltage ripple. The on-times for side 1 are set 15% higher than the




Figure 3. PWM Controller (one side only)

Table 3. Operating Mode Truth Table

ON1	ON2	SKIP	MODE	COMMENTS	
0	0	Χ	SHUTDOWN	Low-power shutdown state. DL = V _{DD} . Clears fault latches.	
0	1	Χ	OUT1 Disable	Disable OUT1. DL1 = VDD. Clears OUT1 fault latches.	
1	0	Χ	OUT2 Disable	Disable OUT2. DL2 = V _{DD} . Clears OUT2 fault latches.	
X	Х	<-0.3V	No Fault	Disables the output overvoltage and undervoltage fault circuitry.	
1	1	V _{DD}	RUN (PWM) Low Noise	Low-Noise operation with no automatic PWM/PFM switchover. Fixed-frequency PWM action is forced regardless of load. Inductor current reverses at light load levels. I _{DD} draw <1.5mA (typ) plus gate-drive current.	
1	1	AGND	RUN (PFM/PWM)	Normal operation with automatic PWM/PFM switchover for pulse-skipping at light loads. I _{DD} <1.5mA (typ) plus gate drive current.	

X = Don't care



Table 4. Frequency Selection Guidelines

NOMINAL FREQUENCY (kHz)	TYPICAL APPLICATION	COMMENTS	
200	4-cell Li+ notebook	Use for absolute best efficiency.	
300	4-cell Li+ notebook	Considered mainstream by current standards.	
420	3-cell Li+ notebook	Useful in 3-cell systems for lighter loads than the CPU core or where size is key.	
540	+5V input	Good operating point for compound buck designs or desktop circuits.	

nominal frequency setting (200kHz, 300kHz, 420kHz, or 540kHz), while the on-times for side 2 are set 15% lower than nominal. This is done to prevent audio-frequency "beating" between the two sides, which switch asynchronously for each side:

On-Time =
$$K (VOUT + 0.075V) / VIN$$

where K is set by the TON pin-strap connection and 0.075V is an approximation to accommodate for the expected drop across the low-side MOSFET switch. One-shot timing error increases for the shorter on-time settings due to fixed propagation delays; it is approximately ±12.5% at 540kHz and 420kHz nominal settings and ±10% at the two slower settings. This translates to reduced switching-frequency accuracy at higher frequencies (Table 5). Switching frequency increases as a function of load current due to the increasing drop across the low-side MOSFET, which causes a faster inductor-current discharge ramp. The on-times guaranteed in the *Electrical Characteristics* are influenced by switching delays in the external high-side power MOSFET

Two external factors that influence switching-frequency accuracy are resistive drops in the two conduction loops (including inductor and PC board resistance) and the dead-time effect. These effects are the largest contributors to the change of frequency with changing load current. The dead-time effect increases the effective on-time, reducing the switching frequency as one or both dead times. It occurs only in PWM mode ($\overline{\text{SKIP}}$ = high) when the inductor current reverses at light or negative load currents. With reversed inductor current, the inductor's EMF causes LX to go high earlier than normal, extending the on-time by a period equal to the low-to-high dead time.

Table 5. Approximate K-Factor Errors

TON SETTING	APPROX K-FACTOR ERROR (%)	MIN V _{IN} AT V _{OUT} = 2V (V)	SIDE 1 K FACTOR (µs)	SIDE 2 K FACTOR (µs)
Vcc	±10	2.6	4.24	5.81
OPEN	±10	2.9	2.96	4.03
REF	±12.5	3.2	2.08	2.81
GND	±12.5	3.6	1.63	2.18

For loads above the critical conduction point, the actual switching frequency is:

$$f = \frac{V_{OUT} + V_{DROP1}}{t_{ON}(V_{IN} + V_{DROP2})}$$

where V_{DROP1} is the sum of the parasitic voltage drops in the inductor discharge path, including synchronous rectifier, inductor, and PC board resistances; VDROP2 is the sum of the resistances in the charging path; and t_{ON} is the on-time calculated by the MAX1715.

Automatic Pulse-Skipping Switchover

In skip mode (SKIP low), an inherent automatic switchover to PFM takes place at light loads. This switchover is effected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing. This mechanism causes the threshold between pulse-skipping PFM and nonskipping PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (also known as the "critical conduction" point). For a battery range of 7V to 24V, this threshold is relatively constant, with only a minor dependence on battery voltage.

$$I_{LOAD(SKIP)} \approx \frac{K \times V_{OUT}}{2L} \left(\frac{V_{IN} - V_{OUT}}{V_{IN}} \right)$$

where K is the on-time scale factor (Table 5). The load-current level at which PFM/PWM crossover occurs, $I_{LOAD(SKIP)}$, is equal to 1/2 the peak-to-peak ripple current, which is a function of the inductor value (Figure 4). For example, in the standard application circuit with $V_{OUT1}=2.5V$, $V_{IN}=15V$, and $K=2.96\mu s$ (see Table 5), switchover to pulse-skipping operation occurs at $I_{LOAD}=0.7A$ or about 1/6 full load. The crossover point occurs at an even lower value if a swinging (soft-saturation) inductor is used.

The switching waveforms may appear noisy and asynchronous when light loading causes pulse-skipping




Figure 4. Pulse-Skipping/Discontinuous Crossover Point

operation, but this is a normal operating condition that results in high light-load efficiency. Trade-offs in PFM noise vs. light-load efficiency are made by varying the inductor value. Generally, low inductor values produce a broader efficiency vs. load curve, while higher values result in higher full-load efficiency (assuming that the coil resistance remains fixed) and less output voltage ripple. Penalties for using higher inductor values include larger physical size and degraded load-transient response (especially at low input voltage levels).

DC output accuracy specifications refer to the trip level of the error. When the inductor is in continuous conduction, the output voltage will have a DC regulation higher than the trip level by 50% of the ripple. In discontinuous conduction (SKIP = AGND, light-loaded), the output voltage will have a DC regulation higher than the trip level by approximately 1.5% due to slope compensation.

Forced-PWM Mode (SKIP = high)

The low-noise, forced-PWM mode (SKIP = high) disables the zero-crossing comparator, which controls the low-side switch on-time. This causes the low-side gate-drive waveform to become the complement of the high-side gate-drive waveform. This in turn causes the inductor current to reverse at light loads as the PWM loop strives to maintain a duty ratio of VOUT/VIN. The benefit of forced-PWM mode is to keep the switching frequency fairly constant, but it comes at a cost: the no-load battery current can be 10mA to 40mA, depending on the external MOSFETs.

Forced-PWM mode is most useful for reducing audiofrequency noise, improving load-transient response, providing sink-current capability for dynamic output voltage adjustment, and improving the cross-regulation of multiple-output applications that use a flyback transformer or coupled inductor.




Figure 5. "Valley" Current-Limit Threshold Point

Current-Limit Circuit (ILIM)

The current-limit circuit employs a unique "valley" current-sensing algorithm that uses the on-state resistance of the low-side MOSFET as a current-sensing element. If the current-sense signal is above the current-limit threshold, the PWM is not allowed to initiate a new cycle (Figure 5). The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the MOSFET on-resistance, inductor value, and battery voltage. The reward for this uncertainty is robust, lossless overcurrent sensing. When combined with the undervoltage protection circuit, this current-limit method is effective in almost every circumstance.

There is also a negative current limit that prevents excessive reverse inductor currents when V_{OUT} is sinking current. The negative current-limit threshold is set to approximately 120% of the positive current limit, and therefore tracks the positive current limit when ILIM is adjusted.

The current-limit threshold is adjusted with internal $5\mu A$ current source and an external resistor at ILIM. The current-limit threshold adjustment range is from 50mV to 200mV, corresponding to resistor values of $100k\Omega$ to $400k\Omega$. In the adjustable mode, the current-limit threshold voltage is precisely 1/10 the voltage seen at ILIM. The threshold defaults to 100mV when ILIM is connected to VCC. The logic threshold for switchover to the 100mV default value is approximately VCC - 1V.

The adjustable current limit accommodates MOSFETs with a wide range of on-resistance characteristics (see *Design Procedure*).

Carefully observe the PC board layout guidelines to ensure that noise and DC errors don't corrupt the current-sense signals seen by LX and PGND. Mount or




Figure 6. Reducing the Switching-Node Rise Time

place the IC close to the low-side MOSFET with short, direct traces, making a Kelvin sense connection to the source and drain terminals.

MOSFET Gate Drivers (DH, DL)

The DH and DL drivers are optimized for driving moderate-size, high-side and larger, low-side power MOSFETs. This is consistent with the low duty factor seen in the notebook CPU environment, where a large VBATT - VOUT differential exists. An adaptive dead-time circuit monitors the DL output and prevents the high-side FET from turning on until DL is fully off. There must be a low-resistance, low-inductance path from the DL driver to the MOSFET gate for the adaptive dead-time circuit to work properly. Otherwise, the sense circuitry in the MAX1715 will interpret the MOSFET gate as "off" while there is actually still charge left on the gate. Use very short, wide traces measuring 10 to 20 squares (50 to 100 mils wide if the MOSFET is 1 inch from the MAX1715).

The dead time at the other edge (DH turning off) is determined by a fixed 35ns (typ) internal delay.

The internal pull-down transistor that drives DL low is robust, with a 0.5Ω typical on-resistance. This helps prevent DL from being pulled up during the fast risetime of the inductor node, due to capacitive coupling from the drain to the gate of the low-side synchronous-rectifier MOSFET. However, for high-current applications, you might still encounter some combinations of high- and low-side FETs that will cause excessive gatedrain coupling, which can lead to efficiency-killing, EMI-producing shoot-through currents. This is often remedied by adding a resistor in series with BST, which increases the turn-on time of the high-side FET without degrading the turn-off time (Figure 6).

POR, UVLO, and Soft-Start

Power-on reset (POR) occurs when V_{CC} rises above approximately 2V, resetting the fault latch and soft-start counter and preparing the PWM for operation. V_{CC} undervoltage lockout (UVLO) circuitry inhibits switching and forces the DL gate driver high (to enforce output overvoltage protection) until V_{CC} rises above 4.2V, whereupon an internal digital soft-start timer begins to ramp up the maximum allowed current limit. The ramp occurs in five steps: 20%, 40%, 60%, 80%, and 100%; 100% current is available after 1.7ms ±50%.

A continuously adjustable analog soft-start function can be realized by adding a capacitor in parallel with the ILIM external resistor. This soft-start method requires a minimum interval between power-down and power-up to discharge the capacitor.

Power-Good Output (PGOOD)

The output voltage is continuously monitored for undervoltage by the PGOOD comparator. In shutdown, soft-start, and standby modes, PGOOD is actively held low. After digital soft-start has terminated, PGOOD is released if both the outputs are within 5.5% of the error comparator threshold. The PGOOD output is a true open-drain type with no parasitic ESD diodes. Note that the PGOOD undervoltage detector is completely independent of the output UVP fault detector.

Output Overvoltage Protection (OVP)

The overvoltage protection circuit is designed to protect against a shorted high-side MOSFET by drawing high current and blowing the battery fuse. The output voltage is continuously monitored for overvoltage. If the output is more than 10.5% above the trip level of the error amplifier, OVP is triggered and the circuit shuts down. The DL low-side gate-driver output is then latched high until SHDN is toggled or VCC power is cycled below 1V. This action turns on the synchronousrectifier MOSFET with 100% duty and, in turn, rapidly discharges the output filter capacitor and forces the output to ground. If the condition that caused the overvoltage (such as a shorted high-side MOSFET) persists, the battery fuse will blow. DL is also kept high continuously when VCC UVLO is active, as well as in shutdown mode (Table 3).

Note that DL latching high causes the output voltage to go slightly negative, due to energy stored in the output LC at the instant OVP activates. If the load can't tolerate being forced to a negative voltage, it may be desirable to place a power Schottky diode across the output to act as a reverse-polarity clamp (Figure 1).

Overvoltage protection can be defeated through the SKIP test mode (Table 3).

Output Undervoltage Protection (UVP)

The output undervoltage protection function is similar to foldback current limiting, but employs a timer rather than a variable current limit. If the MAX1715 output voltage is under 70% of the nominal value 20ms after coming out of shutdown, the PWM is latched off and won't restart until VCC power is cycled or SHDN is toggled.

No-Fault Test Mode

The over/undervoltage protection features can complicate the process of debugging prototype breadboards since there are (at most) a few milliseconds in which to determine what went wrong. Therefore, a test mode is provided to totally disable the OVP, UVP, and thermal shutdown features, and clear the fault latch if it has been set. The PWM operates as if SKIP were grounded (PFM/PWM mode).

The no-fault test mode is entered by sinking 1.5mA from $\overline{\text{SKIP}}$ through an external negative voltage source in series with a resistor (Figure 7). SKIP is clamped to AGND with a silicon diode, so choose the resistor value equal to (VFORCE - 0.65V) / 1.5mA.




Figure 7. Disabling Over/Undervoltage Protection (Test Mode)

Design Procedure

Firmly establish the input voltage range and maximum load current before choosing a switching frequency and inductor operating point (ripple-current ratio). The primary design trade-off lies in choosing a good switching frequency and inductor operating point, and the following four factors dictate the rest of the design:

- Input voltage range. The maximum value (V_{IN(MAX)}) must accommodate the worst-case high AC adapter voltage. The minimum value (V_{IN(MIN)}) must account for the lowest battery voltage after drops due to connectors, fuses, and battery selector switches. If there is a choice at all, lower input voltages result in better efficiency.
- 2) **Maximum load current.** There are two values to consider. The *peak load current* (I_{LOAD}(MAX)) determines the instantaneous component stresses and filtering requirements, and thus drives output capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The *continuous load current* (I_{LOAD}) determines the thermal stresses and thus drives the selection of input capacitors, MOSFETs, and other critical heat-contributing components. Modern notebook CPUs generally exhibit I_{LOAD} = I_{LOAD}(MAX) 80%.
- 3) **Switching frequency.** This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage, due to MOSFET switching losses that are proportional to frequency and VIN2. The optimum frequency is also a moving target, due to rapid improvements in MOSFET technology that are making higher frequencies more practical (Table 4).
- 4) Inductor operating point. This choice provides trade-offs between size vs. efficiency. Low inductor values cause large ripple currents, resulting in the smallest size, but poor efficiency and high output noise. The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit.

The MAX1715's pulse-skipping algorithm initiates skip mode at the critical conduction point. So, the inductor operating point also determines the load-current value at which PFM/PWM switchover occurs. The optimum point is usually found between 20% and 50% ripple current.

The inductor ripple current also impacts transient-response performance, especially at low V_{IN} - V_{OUT} differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The amount of output sag is also a function of the maximum duty factor, which can be calculated from the ontime and minimum off-time:

$$V_{SAG} = \frac{(\Delta I_{LOAD(MAX)})^2 \times L}{2 \times C_F \times DUTY (V_{IN(MIN)} - V_{OUT})}$$

where
$$DUTY = \frac{K (V_{OUT} + 0.075V) V_{IN}}{K (V_{OUT} + 0.075V) V_{OUT} + min off-time}$$

where minimum off-time = 400ns typ (see Table 5).

Inductor Selection

The switching frequency (on-time) and operating point (% ripple or LIR) determine the inductor value as follows:

$$L = \frac{V_{OUT} (V_{IN} - V_{OUT})}{V_{IN} \times f \times LIR \times I_{LOAD(MAX)}}$$

Example: ILOAD(MAX) = 8A, VIN = 7V, VOUT = 1.6V, f = 300kHz, 35% ripple current or LIR = 0.35:

$$L = \frac{1.6V (7 - 1 \times 6)}{7 \times 300kHz \times 0.33 \times 8A} = 1.6\mu H$$

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice; although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough not to saturate at the peak inductor current (IPEAK):

 $I_{PEAK} = I_{LOAD(MAX)} + [(LIR / 2) \times I_{LOAD(MAX)}]$

Determining the Current Limit

The minimum current-limit threshold must be great enough to support the maximum load current when the current limit is at the minimum tolerance value. The valley of the inductor current occurs at ILOAD(MAX) minus half of the ripple current; therefore:

ILIMIT(LOW) > ILOAD(MAX) - (LIR / 2) ILOAD(MAX)

where ILIMIT(LOW) = minimum current-limit threshold voltage divided by the RDS(ON) of Q2. For the MAX1715, the minimum current-limit threshold (100mV default setting) is 90mV. Use the worst-case maximum value for RDS(ON) from the MOSFET Q2 data sheet, and add some margin for the rise in RDS(ON) with tempera-

ture. A good general rule is to allow 0.5% additional resistance for each °C of temperature rise.

Examining the 8A circuit example with a maximum RDS(ON) = $12m\Omega$ at high temperature reveals the following:

$$I_{LIMIT(LOW)} = 90 \text{mV} / 12 \text{m}\Omega = 7.5 \text{A}$$

7.5A is greater than the valley current of 6.6A, so the circuit can easily deliver the full-rated 8A using the default 100mV nominal ILIM threshold.

Output Capacitor Selection

The output filter capacitor must have low enough effective series resistance (ESR) to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. Also, the capacitance value must be high enough to absorb the inductor energy going from a full-load to no-load condition without tripping the overvoltage protection circuit.

In CPU VCORE converters and other applications where the output is subject to violent load transients, the output capacitor's size depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$R_{ESR} \le \frac{V_{DIP}}{I_{LOAD(MAX)}}$$

In non-CPU applications, the output capacitor's size depends on how much ESR is needed to maintain an acceptable level of output voltage ripple:

$$R_{ESR} \le \frac{Vp-p}{LIR \times I_{LOAD(MAX)}}$$

The actual microfarad capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value (this is true of tantalums, OS-CONs, and other electrolytics).

When using low-capacity filter capacitors such as ceramic or polymer types, capacitor size is usually determined by the capacity needed to prevent VSAG and VSOAR from causing problems during load transients. Also, the capacitance must be great enough to prevent the inductor's stored energy from launching the output above the overvoltage protection threshold. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem (see the VSAG equation in the *Design Procedure*).

The amount of overshoot due to stored inductor energy can be calculated as:

$$\Delta V \approx \frac{Ll_{PEAK}^2}{2CV_{OUT}}$$

where IPEAK is the peak inductor current.

Output Capacitor Stability Considerations

Stability is determined by the value of the ESR zero relative to the switching frequency. The point of instability is given by the following equation:

$$f_{ESR} = \frac{f}{\pi}$$

where:

$$f_{ESR} = \frac{1}{2 \times \pi \times R_{ESR} \times C_F}$$

For a typical 300kHz application, the ESR zero frequency must be well below 95kHz, preferably below 50kHz. Tantalum and OS-CON capacitors in widespread use at the time of publication have typical ESR zero frequencies of 15kHz. In the design example used for inductor selection, the ESR needed to support 50mVp-pripple is 50mV/3.5A = 14.2m Ω . Three 470 μ F/4V Kemet T510 low-ESR tantalum capacitors in parallel provide 15m Ω max ESR. Their typical combined ESR results in a zero at 14.1kHz, well within the bounds of stability.

Don't put high-value ceramic capacitors directly across the fast feedback inputs (FB_ to AGND) without taking precautions to ensure stability. Large ceramic capacitors can have a high-ESR zero frequency and cause erratic, unstable operation. However, it's easy to add enough series resistance by placing the capacitors a couple of inches downstream from the junction of the inductor and FB_ pin (see the *All-Ceramic-Capacitor Application* section).

Unstable operation manifests itself in two related but distinctly different ways: double-pulsing and fast-feed-back loop instability.

Double-pulsing occurs due to noise on the output or because the ESR is so low that there isn't enough voltage ramp in the output voltage signal. This "fools" the error comparator into triggering a new cycle immediately after the 400ns minimum off-time period has expired. Double-pulsing is more annoying than harmful, resulting in nothing worse than increased output ripple. However, it can indicate the possible presence of loop instability, which is caused by insufficient ESR.

Loop instability can result in oscillations at the output after line or load perturbations that can trip the overvoltage protection latch or cause the output voltage to fall below the tolerance limit.

The easiest method for checking stability is to apply a very fast zero-to-max load transient (refer to the MAX1715 EV kit manual) and carefully observe the output voltage ripple envelope for overshoot and ringing. It can help to simultaneously monitor the inductor current with an AC current probe. Don't allow more than one cycle of ringing after the initial step-response under- or overshoot.

Input Capacitor Selection

The input capacitor must meet the ripple current requirement (IRMS) imposed by the switching currents. Nontantalum chemistries (ceramic, aluminum, or OSCON) are preferred due to their resistance to power up surge currents.

$$I_{RMS} = I_{LOAD} \left(\frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}} \right)$$

Power MOSFET Selection

Most of the following MOSFET guidelines focus on the challenge of obtaining high load-current capability (>5A) when using high-voltage (>20V) AC adapters. Low-current applications usually require less attention.

For maximum efficiency, choose a high-side MOSFET (Q1) that has conduction losses equal to the switching losses at the optimum battery voltage (15V). Check to ensure that the conduction losses at the **minimum** input voltage don't exceed the package thermal limits or violate the overall thermal budget. Check to ensure that conduction losses plus switching losses at the **maximum** input voltage don't exceed the package ratings or violate the overall thermal budget.

Choose a low-side MOSFET (Q2) that has the lowest possible RDS(ON), comes in a moderate to small package (i.e., SO-8), and is reasonably priced. Ensure that the MAX1715 DL gate driver can drive Q2; in other words, check that the gate isn't pulled up by the high-side switch turning on due to parasitic drain-to-gate capacitance, causing cross-conduction problems. Switching losses aren't an issue for the low-side MOSFET since it's a zero-voltage switched device when used in the buck topology.

MOSFET Power Dissipation

Worst-case conduction losses occur at the duty factor extremes. For the high-side MOSFET, the worst-case-

power dissipation (PD) due to resistance occurs at minimum battery voltage:

PD(Q1 resistance) =
$$\left(\frac{V_{OUT}}{V_{IN(MIN)}}\right) I_{LOAD}^2 \times R_{DS(ON)}$$

Generally, a small high-side MOSFET is desired in order to reduce switching losses at high input voltages. However, the RDS(ON) required to stay within package power-dissipation limits often limits how small the MOSFET can be. Again, the optimum occurs when the switching (AC) losses equal the conduction (RDS(ON)) losses. High-side switching losses don't usually become an issue until the input is greater than approximately 15V.

Switching losses in the high-side MOSFET can become an insidious heat problem when maximum AC adapter voltages are applied, due to the squared term in the CV²F switching loss equation. If the high-side MOSFET you've chosen for adequate RDS(ON) at low battery voltages becomes extraordinarily hot when subjected to V_{IN(MAX)}, reconsider your choice of MOSFET.

Calculating the power dissipation in Q1 due to switching losses is difficult since it must allow for difficult quantifying factors that influence the turn-on and turn-off times. These factors include the internal gate resistance, gate charge, threshold voltage, source inductance, and PC board layout characteristics. The following switching loss calculation provides only a very rough estimate and is no substitute for bread-board evaluation, preferably including a verification using a thermocouple mounted on Q1:

$$PD(Q1 \text{ switching}) = \frac{C_{RSS} \times V_{IN(MAX)}^2 \times f \times I_{LOAD}}{I_{GATE}}$$

where C_{RSS} is the reverse transfer capacitance of Q1 and I_{GATE} is the peak gate-drive source/sink current (1A typ).

For the low-side MOSFET, Q2, the worst-case power dissipation always occurs at maximum battery voltage:

$$PD(Q2) = \left(\frac{1 - V_{OUT}}{V_{IN(MAX)}}\right) I_{LOAD}^2 \times R_{DS(ON)}$$

The absolute worst case for MOSFET power dissipation occurs under heavy overloads that are greater than ILOAD(MAX) but are not quite high enough to exceed the current limit and cause the fault latch to trip. To protect against this possibility, you must "overdesign" the circuit to tolerate:

$$ILOAD = ILIMIT(HIGH) + (LIR / 2) \times ILOAD(MAX)$$

where I_{LIMIT(HIGH)} is the maximum valley current allowed by the current-limit circuit, including threshold tolerance and on-resistance variation. This means that the MOSFETs must be very well heatsinked. If short-circuit protection without overload protection is enough, a normal I_{LOAD} value can be used for calculating component stresses.

Choose a Schottky diode (D1) having a forward voltage low enough to prevent the Q2 MOSFET body diode from turning on during the dead time. As a general rule, a diode having a DC current rating equal to 1/3 of the load current is sufficient. This diode is optional and can be removed if efficiency isn't critical.

_Application Issues

Dropout Performance

The output voltage adjust range for continuous-conduction operation is restricted by the nonadjustable 500ns (max) minimum off-time one-shot. For best dropout performance, use the slowest (200kHz) ontime setting. When working with low input voltages, the duty-factor limit must be calculated using worst-case values for on- and off-times. Manufacturing tolerances and internal propagation delays introduce an error to the TON K-factor. This error is greater at higher frequencies (Table 5). Also, keep in mind that transient response performance of buck regulators operated close to dropout is poor, and bulk output capacitance must often be added (see the VSAG equation in the Design Procedure).

Dropout design example: V_{IN} = 3V min, V_{OUT} = 2V, f = 300kHz. The required duty is (V_{OUT} + V_{SW}) / (V_{IN} - V_{SW}) = (2V + 0.1V) / (3.0V - 0.1V) = 72.4%. The worst-case on-time is (V_{OUT} + 0.075) / V_{IN} × K = 2.075V / 3V × 3.35 μ s-V × 90% = 2.08 μ s. The IC duty-factor limitation is:

DUTY =
$$\frac{t_{ON(MIN)}}{t_{ON(MIN)} + t_{OFF(MAX)}} = \frac{2.08 \mu s}{2.08 \mu s + 500 ns} = 80.6\%$$

which meets the required duty.

Remember to include inductor resistance and MOSFET on-state voltage drops (Vsw) when doing worst-case dropout duty-factor calculations.

All-Ceramic-Capacitor Application

Ceramic capacitors have advantages and disadvantages. They have ultra-low ESR and are noncombustible, relatively small, and nonpolarized. They are also expensive and brittle, and their ultra-low ESR characteristic can result in excessively high ESR zero frequencies (affecting stability). In addition, their relatively low capacitance value can cause output overshoot




Figure 8. Setting V_{OUT} with a Resistor-Divider

when going abruptly from full-load to no-load conditions, unless there are some bulk tantalum or electrolytic capacitors in parallel to absorb the stored energy in the inductor. In some cases, there may be no room for electrolytics, creating a need for a DC-DC design that uses nothing but ceramics.

The all-ceramic-capacitor application of Figure 8 replaces the standard tantalum output capacitors with ceramics. This design relies on having a minimum of $5m\Omega$ parasitic PC board trace resistance in series with the capacitor to reduce the ESR zero frequency. This small amount of resistance is easily obtained by locating the MAX1714A circuit 2 or 3 inches away from the CPU, and placing all the ceramic capacitors close to the CPU. Resistance values higher than $5m\Omega$ just improve the stability (which can be observed by examining the load-transient response characteristic as shown in the *Typical Operating Characteristics*). Avoid adding excess PC board trace resistance, as there's an efficiency penalty; $5m\Omega$ is sufficient for a 7A circuit:

$$R_{ESR} \ge \frac{1}{2FC_{OLIT}}$$

Output overshoot (ΔV) determines the minimum output capacitance requirement. In this example, the switching frequency has been increased to 600kHz and the inductor value has been reduced to 0.5 μ H (compared to 300kHz and 2 μ H for the standard 8A circuit) to minimize the energy transferred from inductor to capacitor during load-step recovery. The overshoot must be calculated to avoid tripping the OVP latch. The efficiency




Figure 9. Feedback Mux

penalty for operating at 540kHz is about 2% to 3%, depending on the input voltage.

An optional 1Ω resistor is placed in series with OUT. This resistor attenuates high-frequency noise in some bands, which causes double pulsing.

Fixed Output Voltages

The MAX1715's Dual Mode™ operation allows the selection of common voltages without requiring external components (Figure 9). Connect FB to AGND for a fixed +2.5V output or to V_{CC} for a +3.3V output, or connect FB directly to OUT for a fixed +1.0V output.

Setting Vout with a Resistor-Divider

The output voltage can be adjusted with a resistordivider if desired (Figure 8). The equation for adjusting the output voltage is:

$$V_{OUT} = V_{FB} \left(1 + \frac{R1}{R2} \right)$$

where VFB is 1.0V and R2 is about $10k\Omega$.

Two-Stage (5V-Powered) Notebook CPU Buck Regulator

The most efficient and overall cost-effective solution for stepping down a high-voltage battery to a very low output voltage is to use a single-stage buck regulator that's powered directly from the battery. However, there may be situations where the battery bus can't be routed near the CPU, or where space constraints dictate the smallest possible local DC-DC converter. In such cases, the 5V-powered circuit of Figure 10 may be appropriate. The reduced input voltage allows a higher

Dual Mode is a trademark of Maxim Integrated Products.




Figure 10. 5V-Powered, 8A CPU Buck Regulator

switching frequency and a much smaller inductor value.

PC Board Lavout Guidelines

Careful PC board layout is critical to achieving low switching losses and clean, stable operation. This is especially true for dual converters, where one channel can affect the other. The switching power stages require particular attention (Figure 11). Refer to the MAX1715 EV kit data sheet for a specific layout example.

If possible, mount all of the power components on the top side of the board with their ground terminals flush against one another. Follow these guidelines for good PC board layout:

- Isolate the power components on the top side from the sensitive analog components on the bottom side with a ground shield. Use a separate PGND plane under the OUT1 and OUT2 sides (called PGND1 and PGND2). Avoid the introduction of AC currents into the PGND1 and PGND2 ground planes. Run the power plane ground currents on the top side only, if possible.
- Use a star ground connection on the power plane to minimize the crosstalk between OUT1 and OUT2.

- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- Tie AGND and PGND together close to the IC. Do not connect them together anywhere else. Carefully follow the grounding instructions under Step 4 of the Layout Procedure.
- Keep the power traces and load connections short.
 This practice is essential for high efficiency. Using thick copper PC boards (2oz vs. 1oz) can enhance full-load efficiency by 1% or more. Correctly routing PC board traces is a difficult task that must be approached in terms of fractions of centimeters, where a single milliohm of excess trace resistance causes a measurable efficiency penalty.
- LX_ and PGND connections to the synchronous rectifiers for current limiting must be made using Kelvin sense connections to guarantee the current-limit accuracy. With SO-8 MOSFETs, this is best done by routing power to the MOSFETs from outside using the top copper layer, while tying in PGND and LX_inside (underneath) the SO-8 package.
- When trade-offs in trace lengths must be made, it's preferable to allow the inductor charging path to be

made longer than the discharge path. For example, it's better to allow some extra distance between the input capacitors and the high-side MOSFET than to allow distance between the inductor and the low-side MOSFET or between the inductor and the output filter capacitor.

- Ensure that the OUT connection to Cout is short and direct. However, in some cases it may be desirable to deliberately introduce some trace length between the OUT inductor node and the output filter capacitor (see the All-Ceramic-Capacitor Application section).
- Route high-speed switching nodes (BST_, LX_, DH_, and DL_) away from sensitive analog areas (REF, ILIM, FB). Use PGND1 and PGND2 as EMI shields to keep radiated switching noise away from the IC, feedback dividers, and analog bypass capacitors.
- Make all pin-strap control input connections (SKIP, ILIM, etc.) to AGND or V_{CC} rather than PGND_or V_{DD}.

Layout Procedure

- 1) Place the power components first, with ground terminals adjacent (Q2 source, C_{IN}-, C_{OUT}-, D1 anode). If possible, make all these connections on the top layer with wide, copper-filled areas.
- 2) Mount the controller IC adjacent to the synchronous rectifiers MOSFETs, preferably on the back side in order to keep LX_, PGND_, and the DL_ gate-drive line short and wide. The DL_ gate trace must be short and wide, measuring 10 to 20 squares (50mils to 100mils wide if the MOSFET is 1 inch from the controller IC).
- Group the gate-drive components (BST_ diode and capacitor, VDD bypass capacitor) together near the controller IC.

- 4) Make the DC-DC controller ground connections as follows: near the IC, create a small analog ground plane. Connect this plane to AGND and use this plane for the ground connection for the REF and VCC bypass capacitors, FB dividers, and I_{LIM} resistors (if any). Create another small ground island for PGND, and use it for the V_{DD} bypass capacitor, placed very close to the IC. Connect the AGND and the PGND pins together under the IC (this is the only connection between AGND and PGND).
- 5) On the board's top side (power planes), make a star ground to minimize crosstalk between the two sides. The top-side star ground is a star connection of the input capacitors, side 1 low-side MOSFET, and side 2 low-side MOSFET. Keep the resistance low between the star ground and the source of the low-side MOSFETs for accurate current limit. Connect the top-side star ground (used for MOSFET, input, and output capacitors) to the small PGND island with a short, wide connection (preferably just a via).
 - If multiple layers are available (highly recommended), create PGND1 and PGND2 islands on the layer just below the top-side layer (refer to the MAX1715 EV kit for an example) to act as an EMI shield. Connect each of these individually to the star ground via, which connects the top side to the PGND plane. Add one more solid ground plane under the IC to act as an additional shield, and also connect that to the star ground via.
- 6) Connect the output power planes (VCORE and system ground planes) directly to the output filter capacitor positive and negative terminals with multiple vias.






Figure 11. PC Board Layout Example





Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.